


-88-



Address lines are common to all six LDB.

ENABLE lives are common from top to.	bottom		
	1I-3 1I	ON BOARD TIE POINTS	
	1		
	2	GND	
	47 3	PIN 1 U1 - U4	
7115800	46 4	PIN 2 U1 - U4	
VOC CLEAR ARCH IN OT ON OR OF ON	45 5	PIN 3 U1 - U4	
18 H 13 12 N 19 9	48 6	VCC (+5VDC)	
	22 7	PIN 15 U1 - U4	
F:	19 8	PIN 14 U3	
OP OT CEL COL CEL CEL COL	18 9	PIN 14 U2	
	10	KEY	
	2111	PIN 13 U1 - U4	
LATCH SEL OUTPUTS	2012	PIN 14 U4	
7408	1713	PIN 14 U1	
VCC 4B 4A 4Y 3B 3A 3V			
	4 ENABLE LINES PER LOB.		
	12 EMABLE LINES PER DEAUGR		
1 2 2 4 5 6 7 9 9ND			
1A 18 1V 2A 28 2V GND	2 DATA C	INES	

1415259 TRUTH TABLES

FUNCTION TABLE

	INPUTS CLEAR G			OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
		Н	L	D	Q _{iO}	Addressable Laich
i		Н	н	Q _{iO}	Q _{iO}	Memory
	*	L	L	D	L	8-Line Demultipless
L		L	Н	L	L	Clear

LATCH SELECTION TABLE

SEL	ECT I	LATCH					
C	B	Α	ADDRESSED				
L	L	L	0				
L	L	н	1				
L	Н	L	2				
L	Н	н	3				
н	L	L	4				
Н	L	н	5				
н	Н	L	6				
Н	Н	н	7				

H ≡ high level, L ≡ low level

D = the level at the data input

Q_{i0} ≡ the level of Q_i (i = 0, 1, . . . 7, as appropriate) before the web cated steady-state input conditions were established.